

Srinivas Aluru Manish Parashar
Ramamurthy Badrinath Viktor K. Prasanna (Eds.)

High Performance Computing – HiPC 2007

14th International Conference
Goa, India, December 18-21, 2007
Proceedings

Volume Editors

Srinivas Aluru
Iowa State University
Department of Electrical and Computer Engineering
3227 Coover Hall, Ames, IA 50011, USA
E-mail: aluru@iastate.edu

Manish Parashar
Rutgers, The State University of New Jersey
Dept. of Electrical and Computer Engineering
94 Brett Rd., Piscataway, NJ 08854, USA
E-mail: parashar@caip.rutgers.edu

Ramamurthy Badrinath
HP - India Software Operations
29 Cunningham Road, Bangalore 560 052, India
E-mail: badrinath@hp.com

Viktor K. Prasanna
University of Southern California
Dept. of Electrical Engineering, Los Angeles, CA 90089-2562, USA
E-mail: prasanna@usc.edu

Library of Congress Control Number: 2007940903

CR Subject Classification (1998): D.1-4, C.1-4, F.1-2, G.1-2

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743
ISBN-10 3-540-77219-7 Springer Berlin Heidelberg New York
ISBN-13 978-3-540-77219-4 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media
springer.com

© Springer-Verlag Berlin Heidelberg 2007
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12201358 06/3180 5 4 3 2 1 0

Message from the Program Chair

Welcome to the 14th International Conference on High-Performance Computing (HiPC 2007), which took place amidst the rich culture and pristine beaches of exotic Goa! Continuing in the tradition of HiPC, this year's conference featured a high-quality peer-reviewed technical program, five keynote talks by leading experts, four workshops, two tutorials, industrial and research exhibits, mini symposium on high-performance computing, and a poster session.

We received 253 submissions from 31 countries, reflecting the international character of this conference. A majority of the submissions came from India (52%) and the USA (20.1%), but contributions came from all corners of the world including the Asia/Pacific region, Europe, Middle East, Africa, North America and Latin America. A preliminary review process was carried out by the Program Vice Chairs and myself to identify manuscripts that lacked original content. The remaining 221 submissions were put through a rigorous peer-review process. Each paper was reviewed by three Program Committee members. In some cases, external reviews were solicited. Each paper was then assessed in the context of reviews in an on-line Program Committee meeting that generated a week of lively discussion. Particular attention was paid to understanding the contribution of manuscripts that received divergent initial reviews. A decision on each manuscript was taken based on the results of this discussion, taking into account constraints imposed by the conference schedule. Only 53 out of the total 253 submissions (20.95%) were eventually accepted for presentation and publication in the proceedings. These submissions reflect the efforts of authors spanning 13 countries. Fifty-two of these papers were presented in ten technical sessions spanning the three days of the conference.

The conference featured a separate plenary session for presenting best paper and best poster awards. One outstanding paper was selected for the best paper award based on the following procedure: A pool of six papers was initially identified based on high ratings and review scores. These papers were carefully studied and discussed by the six Program Vice Chairs and myself. The final selection was based on originality and novelty of the contribution, importance of the results, likely impact on the field, interest to a diverse audience, and clarity of presentation. The paper "Distributed Ranked Search," authored by Vijay Gopalakrishnan from AT&T Research, Ruggero Morselli from Google, and Samrat Bhattacharjee, Peter Keheler and Aravind Srinivasan from University of Maryland was selected for the award. The authors presented an efficient algorithm using random sampling to rank documents in a distributed search where the documents are spread over a peer-to-peer network. The best paper award was sponsored by Infosys Corporation and the best poster awards were sponsored by the IEEE Technical Committee on Parallel Processing (TCPP).

Inspiring keynote speeches by leading experts has been a tradition at HiPC. This year, we were fortunate to have five distinguished talks: Michael Flynn on the

dawn of the “parallel” future, David Keyes on petaflop computing, Vipin Kumar on high-performance data mining, Yale Patt on the era of multi-cores, and Prabhakar Raghavan on Web search.

The high-quality technical program was the highlight of the conference, and was the result of the hard work of many individuals. I would like to thank authors of all submitted papers, for choosing this conference for disseminating their technical work. The program and proceedings in your hands (or on your computer drive!) would not be possible without their hard work, and I look forward to their continued patronage in the coming years. To evaluate these contributions, we assembled a team of 98 Program Committee members, a diverse team of experts that cover the many areas of interest to the conference. It is their hard work and timely review submissions that allowed us to assemble the program. The selection of PC members and individual review assignments were handled by an able and dedicated team of six Program Vice Chairs overseeing the six tracks of the conference: Peter Sanders (Algorithms), Sivan Toledo (Applications), Peter J. Varman (Architecture), Dhabaleswar K. (DK) Panda (Communication Networks), Ahmed Helmy (Mobile and Sensor Computing), and Manish Gupta (Systems Software). They made tremendous contributions in helping me craft the technical program by leading discussions on contributed papers beyond the initial reviews, in a week-long Program Committee deliberation.

Several organizers and volunteers worked tirelessly to make the conference a successful and productive meeting and I would like to take this opportunity to express my gratitude: Manimaran Govindarasu for organizing the workshops, Rajeev Sivaram for organizing the tutorials, Rajeev Thakur for organizing the poster session, Sushil K. Prasad for putting together the proceedings and providing us with an excellent archival record, and Viraj Bhat for maintaining the conference Web site on a continual basis.

Finally, I would like to thank the primary leadership group of this year’s conference: General Co-chairs Manish Parashar and Badrinath Ramamurthy, Vice General Co-chairs Rajendra V. Boppana and Rajeev Muralidhar, and Steering Committee Chair Viktor K. Prasanna. I relied on their advice and guidance throughout the process. I want to thank Viktor Prasanna for giving me the opportunity to serve you as the Program Chair. Not only did he direct the overall effort and always found time when I needed his counsel and advice, he also obliged my Vice Chair Ahmed Helmy and served as a Program Committee member in the Mobile and Sensor Computing track! It is through his dedication and continued leadership from the inception of the conference that we have this highly regarded international conference to publish our ideas and learn from each other. Please join me in learning from the keynote speakers and authors of contributed papers. I hope you enjoyed all that Goa had to offer during the breaks and conference organized events, and that you had a productive and enjoyable meeting.

Message from the General Co-Chairs and the Vice General Co-Chairs

On behalf of the organizers of the 14th International Conference on High-Performance Computing (HiPC), it was our pleasure to welcome you to Goa. I do hope you found the conference exciting and rewarding.

The HiPC call for papers, once again, received an overwhelming response, attracting 253 submissions from 31 countries. Srinivas Aluru, the Program Chair, and the Program Committee worked with remarkable dedication to put together an outstanding technical program consisting of the 53 papers that appear in these proceedings.

Several events, complementing this strong technical program, made HiPC 2007 another special and exciting meeting. The HiPC 2007 keynotes were presented by internationally renowned researchers. The conference featured the mini symposium “High-Performance Computing Technologies, Applications and Experience,” which aimed at bringing together the users and providers of HPC. The poster session presented hot off-the-press research results. Finally, there was a dedicated industry session and the industry and research exhibits. The meeting was preceded by a set of tutorials and workshops highlighting new and emerging aspects of the field.

Arranging an exciting meeting with a high-quality technical program is easy when one is working with an excellent and dedicated team and can build on the practices and levels of excellence established by a quality research community. HiPC 2007 would not have been possible without the tremendous efforts of the many volunteers. We would like to acknowledge the critical contributions of each one.

We would like to thank Srinivas Aluru, Program Chair, and the Program Committee for their efforts in assembling such an excellent program, and the authors who submitted the high-quality material from which that program was selected. We would also like to thank the presenters of the keynotes, posters and tutorials, the organizers of the workshops, and all the participants, who complete the program.

We would specially like to thank Viktor Prasanna, Chair of the HiPC Steering Committee, for his leadership, sage guidance, and untiring dedication, which have been key to the continued success of the conference. We would also like to welcome our new volunteers to the team – your efforts are critical to the continued success of this conference. Finally, we would like to gratefully acknowledge

our academic and industry sponsors including IEEE Computer Society, ACM SIGARCH, Infosys, DELL, Google, IBM, Intel, NetApp, Satyam, Yahoo, HP, AMD and Cray.

December 2007

General Co-Chairs
Manish Parashar
Ramamurthy Badrinath
Vice General Co-Chairs
Rajendra V. Boppana
Rajeev Muralidhar

Message from the Steering Chair

It was my pleasure to welcome you to the 14th International Conference on High-Performance Computing.

This conference would not be possible without the dedicated effort of many volunteers over the past year. First, I would like to single out the contributions of Srinivas Aluru, Program Chair, for his outstanding contributions in putting together an excellent technical program. I am indebted to him for his thorough evaluation of the submitted manuscripts and his relentless efforts to further improve the quality of the technical program. Manish Parashar and Ramamurthy Badrinath as General Co-chairs provided the leadership in resolving numerous meeting-related issues and putting together the overall meeting program including the workshops and tutorials. They were ably assisted by Rajeev Muralidhar and Rajendra Boppana, Vice General Co-chairs. The industry track was coordinated by Rama Govindaraju and Raghuram Tupuri. The Poster/presentation session was organized by Rajeev Thakur. The meeting offers scholarships for India-based students. These scholarships were administered by Anu Bourgeois and Madhusudhan Govindaraju. We have several continuing as well as new workshops. These workshops were coordinated by Manimaran Govindarasu. The Web site was maintained by Viraj Bhat. Raghuram Tupuri and Rama Govindaraju coordinated the industry exhibits. Rajeev Sivaram assisted us with the tutorials. The local arrangements were handled by Ch. Kalyana Krishna and Venkatesh Kamat. Sushil Prasad liaised with the authors and Springer to bring out the proceedings. Sumir Chandra, Manisha Gajbe and Rajeev Raje handled the publicity for us. Sally Jelinek acted as the Registration Chair. Ajay Gupta and Thondiyil Venugopalan handled the meeting finances.

Tirumale Ramesh and Raghuram Tupuri with assistance from Santosh Sreenivasan put together the Mini Symposium on High-Performance Computing Technologies, Applications and Experience. They were ably assisted by Haresh Bhatt and Venkat Ramana. The intent of the mini symposium is to provide a forum for vendors as well as HPC users in India to present the technologies and user experiences.

I would like to thank all our volunteers for their tireless efforts. The meeting would not be possible without the enthusiastic commitment of these individuals.

Major financial support for the meeting was provided by several leading IT companies and multinationals operating in India. I would like to acknowledge the following individuals and their organizations for their support:

- N.R. Narayana Murthy, Infosys
- Kris Gopalakrishnan, Infosys
- Harish Grama, IBM India
- Manish Gupta, IBM Watson
- David Ford, NetApp

- Siddhartha Nandi, NetApp
- B. Rudramuni, Dell India
- Ramesh Rajagopalan, Dell India
- Reza Rooholamini, Dell
- V. Sridhar, Satyam
- Prasad Ram, Google R&D, India
- Prabhakar Raghavan, Yahoo! Inc.
- Arun Ramanujapuram, Yahoo! India R&D
- Vittal Kini, Intel Research, India
- Akshay Kadam, Intel Research, India
- Dinkar Sitaram, HP India
- Faisal Paul, HP India
- Raghuram Tupuri, AMD
- Venkat Ramana, Hinditron Infosystems

December 2007

Viktor K. Prasanna

Conference Organization

General Co-chairs

Manish Parashar, Rutgers University, USA
Ramamurthy Badrinath, HP, India

Vice General Co-chairs

Rajendra V. Boppana, University of Texas at San Antonio, USA
Rajeev Muralidhar, Intel, India

Program Chair

Srinivas Aluru, Iowa State University, USA

Program Vice-chairs

Algorithms

Peter Sanders, Universität Karlsruhe, Germany

Applications

Sivan Toledo, Tel Aviv University, Israel

Architecture

Peter J. Varman, Rice University, USA

Communication Networks

Dhabaleswar K. Panda, Ohio State University, USA

Mobile and Sensor Computing

Ahmed Helmy, University of Florida, USA

Systems Software

Manish Gupta, IBM Corporation, India

Steering Chair

Viktor K. Prasanna, University of Southern California, USA

Workshops Chair

Manimaran Govindarasu, Iowa State University, USA

Poster/Presentation Chair

Rajeev Thakur, Argonne National Laboratory, USA

Tutorials Chair

Rajeev Sivaram, Google, USA

Industry Liaison Co-chairs

Rama K. Govindaraju, Google, USA
Raghuram Tupuri, Advanced Micro Devices (AMD), India

HiPC User Symposium Co-chairs

T.K. Ramesh, The Boeing Company, USA
Raghuram Tupuri, Advance Micro Devices (AMD), India
Santosh Sreenivasan, Talentain, India

Cyber Chair

Viraj Bhat, Rutgers University, USA

Finance Co-chairs

Ajay Gupta, Western Michigan University, USA
Thondiyil Venugopalan, India

Registration Co-chairs

Sally Jelinek, Electronics Design Associates, USA
Mamatha Raghavendra, Dell, India

Local Arrangements Chair

Venkatesh V. Kamat, Goa University, India
Kalyana Krishna, Talentain, India
Raghavendra Buddi, NetApp, India

Awards Chair

George Westrom, Odetics Inc. and FSEA, USA

Publications Chair

Sushil K. Prasad, Georgia State University, USA

Publicity Co-chairs

Sumir Chandra, Rutgers University, USA
 Manisha Gajbe, Georgia Institute of Technology, USA
 Rajeev R. Rajee, Indiana University Purdue University, Indianapolis, USA

Scholarships Co-chairs

Anu G. Bourgeois, Georgia State University, USA
 Madhusudhan Govindaraju, SUNY Binghamton, USA

Steering Committee

(Steering Committee 2007 membership also includes the General Co-chairs, Program Chairs and Vice General Co-chairs from 2005, 2006 and 2007.)

P. Anandan, Microsoft Research, India
 David A. Bader, Georgia Institute of Technology, USA
 Ramamurthy Badrinath, HP, India
 Rudramuni B., Dell India, Bangalore, India
 Frank Baetke, HP, USA
 R. Govindarajan, Indian Institute of Science, India
 Harish Grama, IBM, India
 Manish Gupta, India Systems and Technology Lab, IBM, India
 Vittal Kini, Intel, India
 N. S. Nagaraj, Infosys, India
 Viktor K. Prasanna, University of Southern California, USA (Chair)
 Venkat Ramana, Cray-Hinditron, India
 Sartaj Sahni, University of Florida, USA
 V. Sridhar, Satyam Computer Services Ltd., India
 Harrick M. Vin, Tata Research, Development & Design Center (TRDDC),
 Pune, India

Program Committee

Algorithms

Thomas Cormen, Dartmouth College, USA
 Devdatt Dubhashi, Chalmers University of Tech. and Göteborg University,
 Sweden
 Matteo Frigo, University of Paderborn, Germany
 Klaus Jansen, University of Kiel, Germany
 Christos Kaklamanis, University of Patras, Greece
 Samir Khuller, University of Maryland, USA
 Dariuzs Kowalski, University of Liverpool, UK
 Jesper Larsson Traeff, C&C Research Labs, NEC Europe Ltd., Germany

Ulrich Meyer, Max-Planck-Institut für Informatik Saarbrücken, Germany
Geppino Pucci, University of Padova, Italy
Harald Raecke, Toyota Technological Institute, USA
Ulrich Rüde, University of Erlangen Nuremberg, Germany
Sandeep Sen, IIT Delhi, India
Christian Sohler, University of Paderborn, Germany
Philippas Tsigas, Chalmers University of Tech. and Göteborg University,
Sweden
Berthold Vöcking, RWTH Aachen, Germany

Applications

David Abramson, Monash University, Australia
Nikos Chrisochoides, College of William and Mary, USA
Luc Giraud, INSEEIHT, Toulouse, France
Ananth Grama, Purdue University, USA
Phalguni Gupta, IIT Kanpur, India
Eldad Haber, Emory University, USA
Fumihiko Ino, Osaka University, Japan
Moshe Israeli, Technion, Israel
Mike Kirby, University of Utah, USA
Xiaoye (Shery) Li, Lawrence Berkeley National Laboratory, USA
Lois Curfman McInnes, Argonne National Laboratory, USA
Kengo Nakajima, University of Tokyo, Japan
Christopher S. Oehmen, Pacific Northwest National Laboratory, USA
Vivek Sarin, Texas A&M University, USA
Olaf Schenk, University of Basel, Switzerland
Bertil Schmidt, Nanyang Technological University, Singapore
Matthew Smith, University of Marburg, Germany
Ravi Sundaram, Northeastern University, USA
Jacob White, MIT, USA

Architecture

Stergios Anastasiadis, University of Ioannina, Greece
Rajeev Balasubramonian, University of Utah, USA
Anasua Bhowmik, AMD, India
Kshitij Doshi, Intel, USA
Maria Garzaran, University of Illinois Urbana, USA
Georgi N. Gaydadjiev, Delft University, Netherlands
John Janakiraman, HP Labs, USA
Eun-Jung Kim, Texas A&M University, USA
Jose Martinez, Cornell University, USA
Ranjani Parthasarathi, Anna University, India
Ramesh Rajagopalan, Dell, India

Parthasarathy Ranganathan, HP Labs, USA
 Amir Roth, University of Pennsylvania, USA
 Anand Sivasubramaniam, Penn State University, USA
 Daniel Sorin, Duke University, USA
 Steven Swanson, University of California San Diego, USA
 Jun Wang, University of Central Florida, USA
 Jun Yang, University of Pittsburgh, USA

Communication Networks

Pavan Balaji, Argonne National Laboratory, USA
 Mohammad Banikazemi, IBM T.J. Watson Research Center, USA
 Ron Brightwell, Sandia National Laboratory, USA
 Darius Buntinas, Argonne National Laboratory, USA
 Wu-Chun Feng, Virginia Tech University, USA
 Jose Flich, Universidad Politécnic de Valencia, Spain
 Ada Gavrilovska, Georgia Tech University, USA
 Rama K. Govindaraju, Google, USA
 Darren Kerbyson, Los Alamos National Laboratory, USA
 Nectarios Koziris, National Technical University of Athens, Greece
 Olav Lysne, Simula Research Lab, Norway
 Fabrizio Petrini, Pacific Northwest National Laboratory, USA
 Tim Pinkston, NSF and University of Southern California, USA
 Martin Schulz, Lawrence Livermore National Laboratory, USA
 Yuanyuan Yang, University of Stony Brook, USA

Mobile and Sensor Computing

Kevin Almeroth, UC Santa Barbara, USA
 Fan Bai, General Motors Research, USA
 Debojyoti Dutta, University of Southern California, USA
 Eylem Ekici, Ohio State University, USA
 Polly Huang, National Taiwan University, Taiwan
 Vana Kalogeraki, University of California at Riverside, USA
 Iyad Kanj, DePaul University, USA
 Arunesh Mishra, University of Wisconsin, USA
 Viktor Prasanna, University of Southern California, USA
 Tirumale K. Ramesh, Boeing, USA
 Karim Seada, Nokia Research, USA
 Raghupathy Sivakumar, Georgia Institute of Technology, USA
 My Tra Thai, University of Florida, USA
 Ye Xia, University of Florida, USA
 Yanchao Zhang, New Jersey Inst. of Tech., USA

Systems Software

Gianfranco Bilardi, University of Padova, Italy
Rajkumar Buyya, University of Melbourne, Australia
Bronis De Supinski, Lawrence Livermore National Laboratory, USA
Beniamino DiMartino, Seconda Università di Napoli, Italy
R. Govindarajan, IISc Bangalore, India
Rinku Gupta, Dell, USA
Lawrence Rauchwerger, Texas A&M University, USA
Yogish Sabharwal, IBM India Research Laboratory, India
P. Sadayappan, Ohio State University, USA
Vijay Saraswat, IBM T.J. Watson Research Center, USA
Henk Sips, Delft University of Technology, Netherlands
Jordi Torres, Universidad Politecnica de Catalunya, Spain
Nalini Venkatasubramanian, University of California at Irvine, USA
Rajeev Wankar, University of Hyderabad, India
Yanyong Zhang, Rutgers University, USA

Workshop Organizers

Workshop on New Horizons in Compilers

Co-chairs
R. Govindarajan, IISc, Bangalore, India
Uday Khedker, IIT Mumbai, India
Rahul Simha, The George Washington University, USA
Bhagi Narahari, GWU, Washington, USA

Workshop on Service-Oriented Engineering and Optimization

Co-chairs
Amol Bakshi, University of Southern California, USA
Alok Choudhary, Northwestern University, USA

Workshop on Grid and Utility Computing

Co-chairs
Anirban Chakrabarti, Infosys Technologies, India
Shubhashis Sengupta, Infosys Technologies, India

Workshop on Storage Technologies in Computing Clusters and Datacenter Environments

Co-chairs

Vittal Kini, Intel India Research Center, Bangalore, India

Rajat Moona, IIT Mumbai, India

Tutorials

Sensor Networks

Dharma P. Agrawal, University of Cincinnati, USA

Programming Models and Compiler Optimizations for GPUs and Multi-core Processors

J. Ramanujam, Louisiana State University, USA

P. Sadayappan, Ohio State University, USA

List of Reviewers

In addition to the PC members, the following colleagues provided reviews for HiPC 2007 papers. Their help is gratefully acknowledged.

Francisco Alfaro	Georgios Goumas	Stefano Marrone
Nawab Ali	Tobias Gradl	Faisal Ghias Mir
K.V.S. Arya	Jordi Guitart	Pabitra Mitra
Rocco Aversa	Pavol Hell	Naveen Muralimanohar
Alex Babansky	Martin Hirt	Tamer Nadeem
Bhargav Bellur	Gavin Holland	Bharath Narasimha
Johannes Blömer	Wei-jen Hsu	Swamy
Olaf Bonorden	Mauro Iacono	Rupesh Nasre
Humberto Calderon	Klaus Iglberger	Leandro Navarro-Moldes
Andrey Chernikov	Alexandru Iosup	Shivaraj Nidoni
Francisco Alfaro Cortés	Shyam Iyer	Ramon Nou
Maurizio D'Arienzo	Michael Klemm	Sreepathi Pai
Stefan Donath	Andriy Kot	Sagar Pandit
Suryanarayana	Sriram Krishnamoorthy	Ali Pinar
Durbhakula	Volker Krumel	Antoni Pop
Andriy Fedorov	Daniele Ludovici	Massimiliano Rak
Mrugesh R. Gajjar	Amith Mamidala	Sebastian Isaza Ramirez
Carlo Galuzzi	R. Manikantan	Toby Sebastian
Naveen Garg	Rajit Manohar	Daniele Scarpazza

XVIII Organization

Ahsan Shabbir

A.P. Shanthi

Tim Smith

Thomas Sodring

Dimitris Theodoropoulos

Nathan Thomas

Nils Thuerey

Ravi Tiwari

Jan Treibig

Ana Lucia Varbanescu

Anitha Varghese

Salvatore Venticinque

Rajesh Vivekanandham

Nawaporn

Wisitpongphan

George Zagaris

Yan Zhang

Youtao Zhang

Table of Contents

Keynote Addresses (Abstracts)

The Future Is Parallel But It May Not Be Easy	1
<i>Michael J. Flynn</i>	
Petaflop/s, Seriously	2
<i>David Keyes</i>	
High Performance Data Mining - Application for Discovery of Patterns in the Global Climate System	4
<i>Vipin Kumar</i>	
The Transformation Hierarchy in the Era of Multi-core	5
<i>Yale Patt</i>	
Web Search: Bridging Information Retrieval and Microeconomic Modeling	6
<i>Prabhakar Raghavan</i>	

Plenary Session - Best Paper

Distributed Ranked Search	7
<i>Vijay Gopalakrishnan, Ruggero Morselli, Bobby Bhattacharjee, Pete Keleher, and Aravind Srinivasan</i>	

Session I - Applications on I/O and FPGAs

ROW-FS: A User-Level Virtualized Redirect-on-Write Distributed File System for Wide Area Applications	21
<i>Vineet Chadha and Renato J. Figueiredo</i>	
No More Energy-Performance Trade-Off: A New Data Placement Strategy for RAID-Structured Storage Systems	35
<i>Tao Xie and Yao Sun</i>	
Reducing the I/O Volume in an Out-of-Core Sparse Multifrontal Solver	47
<i>Emmanuel Agullo, Abdou Guermouche, and Jean-Yves L'Excellent</i>	
Experiments with a Parallel External Memory System	59
<i>Mohammad R. Nikseresht, David A. Hutchinson, and Anil Maheshwari</i>	

An FPGA-Based Accelerator for Multiple Biological Sequence Alignment with DIALIGN	71
<i>Azzedine Boukerche, Jan Mendonca Correa, Alba Cristina Magalhaes Alves de Melo, Ricardo Pezzuol Jacobi, and Adson Ferreira Rocha</i>	
A Speed-Area Optimization of Full Search Block Matching Hardware with Applications in High-Definition TVs (HDTV)	83
<i>Avishek Saha and Santosh Ghosh</i>	
Session II - Microarchitecture and Multiprocessor Architecture	
Evaluating ISA Support and Hardware Support for Recursive Data Layouts	95
<i>Won-Taek Lim and Mithuna Thottethodi</i>	
qTLB: Looking Inside the Look-Aside Buffer	107
<i>Omesh Tickoo, Hari Kannan, Vineet Chadha, Ramesh Illikkal, Ravi Iyer, and Donald Newell</i>	
Analysis of x86 ISA Condition Codes Influence on Superscalar Execution	119
<i>Virginia Escuder, Raúl Durán, and Rafael Rico</i>	
Efficient Message Management in Tiled CMP Architectures Using a Heterogeneous Interconnection Network	133
<i>Antonio Flores, Juan L. Aragón, and Manuel E. Acacio</i>	
Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors	147
<i>Alberto Ros, Manuel E. Acacio, and José M. García</i>	
Constraint-Aware Large-Scale CMP Cache Design	161
<i>L. Zhao, R. Iyer, S. Makineni, R. Illikkal, J. Moses, and D. Newell</i>	
Session III - Applications of Novel Architectures	
FFTC: Fastest Fourier Transform for the IBM Cell Broadband Engine	172
<i>David A. Bader and Virat Agarwal</i>	
Molecular Dynamics Simulations on Commodity GPUs with CUDA	185
<i>Weiguo Liu, Bertil Schmidt, Gerrit Voss, and Wolfgang Müller-Wittig</i>	
Accelerating Large Graph Algorithms on the GPU Using CUDA	197
<i>Pawan Harish and P.J. Narayanan</i>	

FT64: Scientific Computing with Streams	209
<i>Mei Wen, Nan Wu, Chunyuan Zhang, Wei Wu, Qianming Yang, and Changqing Xun</i>	
Implementation and Evaluation of Jacobi Iteration on the Imagine Stream Processor	221
<i>Jing Du, Xuejun Yang, Wenjing Yang, Tao Tang, and Guibin Wang</i>	
Session IV - System Software	
Compiler-Directed Dynamic Voltage Scaling Using Program Phases	233
<i>K. Shyam and R. Govindarajan</i>	
Partial Flow Sensitivity	245
<i>Subhajit Roy and Y.N. Srikant</i>	
A Scalable Asynchronous Replication-Based Strategy for Fault Tolerant MPI Applications	257
<i>John Paul Walters and Vipin Chaudhary</i>	
Towards a Transparent Data Access Model for the GridRPC Paradigm	269
<i>Gabriel Antoniu, Eddy Caron, Frédéric Desprez, Aurélie Fèvre, and Mathieu Jan</i>	
A Proxy-Based Self-tuned Overload Control for Multi-tiered Server Systems	285
<i>Rukma P. Verlekar and Varsha Apte</i>	
Session V - Scheduling	
Approximation Algorithms for Scheduling with Reservations	297
<i>Florian Diedrich, Klaus Jansen, Fanny Pascual, and Denis Trystram</i>	
Enhanced Real-Time Divisible Load Scheduling with Different Processor Available Times	308
<i>Xuan Lin, Ying Lu, Jitender Deogun, and Steve Goddard</i>	
A General Distributed Scalable Peer to Peer Scheduler for Mixed Tasks in Grids	320
<i>Cong Liu, Sanjeev Baskiyar, and Shuang Li</i>	
An Energy-Aware Gradient-Based Scheduling Heuristic for Heterogeneous Multiprocessor Embedded Systems	331
<i>Lee Kee Goh, Bharadwaj Veeravalli, and Sivakumar Viswanathan</i>	
On Temperature-Aware Scheduling for Single-Processor Systems	342
<i>Deepak Rajan and Philip S. Yu</i>	

Session VI - Energy-Aware Computing

Reuse Distance Based Cache Leakage Control 356
Yulai Zhao, Xianfeng Li, Dong Tong, and Xu Cheng

Self-optimization of Performance-per-Watt for Interleaved Memory Systems 368
Bithika Khargharia, Salim Hariri, and Mazin S. Yousif

Distributed Algorithms for Lifetime of Wireless Sensor Networks Based on Dependencies Among Cover Sets 381
Sushil K. Prasad and Akshaye Dhawan

DPS-MAC: An Asynchronous MAC Protocol for Wireless Sensor Networks 393
Heping Wang, Xiaobo Zhang, Farid Naït-Abdesselam, and Ashfaq Khokhar

Compiler-Assisted Instruction Decoder Energy Optimization for Clustered VLIW Architectures 405
Rahul Nagpal and Y.N. Srikant

Session VII - P2P and Internet Applications

P2P Document Tree Management in a Real-Time Collaborative Editing System 418
Jon A. Preston and Sushil K. Prasad

Structuring Unstructured Peer-to-Peer Networks 432
Stefan Schmid and Roger Wattenhofer

Multi-objective Peer-to-Peer Neighbor-Selection Strategy Using Genetic Algorithm 443
Ajith Abraham, Benxian Yue, Chenjing Xian, Hongbo Liu, and Millie Pant

Effect of Dynamicity on Peer to Peer Networks 452
Bivas Mitra, Sujoy Ghose, and Niloy Ganguly

Hierarchical Multicast Routing Scheme for Mobile Ad Hoc Network 464
A. Shajin Nargunam and M.P. Sebastian

Session VIII - Communication and Routing

The Impact of Noise on the Scaling of Collectives: The Nearest Neighbor Model (Extended Abstract) 476
Nisheeth K. Vishnoi

Optimization of Collective Communication in Intra-cell MPI	488
<i>M.K. Velamati, A. Kumar, N. Jayam, G. Senthilkumar, P.K. Baruah, R. Sharma, S. Kapoor, and A. Srinivasan</i>	
Routing-Contained Virtualization Based on Up*/Down* Forwarding	500
<i>Åshild Grønstad Solheim, Olav Lysne, Thomas Sødning, Tor Skeie, and Jakob Aleksander Libak</i>	
A Routing Methodology for Dynamic Fault Tolerance in Meshes and Tori	514
<i>Nils Agne Nordbotten and Tor Skeie</i>	
Fault-Tolerant Topology Adaptation by Localized Distributed Protocol Switching	528
<i>Sushanta Karmakar and Arobinda Gupta</i>	

Session IX - Cluster and Grid Applications

Accomplishing Approximate FCFS Fairness Without Queues	540
<i>K. Subramani and K. Madduri</i>	
A Novel Force Matrix Transformation with Optimal Load-Balance for 3-Body Potential Based Parallel Molecular Dynamics Using Atom-Decomposition in a Heterogeneous Cluster Environment	552
<i>Sumanth J.V, David Swanson, and Hong Jiang</i>	
<i>Grid'BnB: A Parallel Branch and Bound Framework for Grids</i>	566
<i>Denis Caromel, Alexandre di Costanzo, Laurent Baduel, and Satoshi Matsuoka</i>	
The CMS Remote Analysis Builder (CRAB)	580
<i>D. Spiga, S. Lacaprara, W. Bacchi, M. Cinquilli, G. Codispoti, M. Corvo, A. Dorigo, A. Fanfani, F. Fanzago, F. Farina, M. Merlo, O. Gutsche, L. Servoli, and C. Kavka</i>	
Applying Internet Random Early Detection Strategies to Scheduling in Grid Environments	587
<i>Manuel Brugnoli, Steven Willmott, Elisa Heymann, Paul Hurley, and Miquel A. Senar</i>	

Session X - Mobile Computing

A Consistent Checkpointing-Recovery Protocol for Minimal Number of Nodes in Mobile Computing System	599
<i>Chandreyee Chowdhury and Sarmistha Neogy</i>	
MASD: Mobile Agent Based Service Discovery in Ad Hoc Networks	612
<i>Neeraj Nehra, R.B. Patel, and V.K. Bhat</i>	

Channel Adaptive Real-Time MAC Protocols for a Two-Level Heterogeneous Wireless Network	625
<i>Kavitha Balasubramanian, G.S. Anil Kumar, and G. Manimaran</i>	
Modeling Hierarchical Mobile Agent Security Protocol Using CP Nets	637
<i>Nimesh Desai, Kumkum Garg, Manoj Misra, and Veeravalli Bharadwaj</i>	
Single Lock Manager Approach for Achieving Concurrency Control in Mobile Environments	650
<i>Salman Abdul Moiz and Lakshmi Rajamani</i>	
Author Index	661