

September 6–9, 2010

São Paulo, Brazil



Association for
Computing Machinery

Advancing Computing as a Science & Profession



SBCCI'10

Proceedings of the Twenty-Third
**Symposium on Integrated Circuits
and Systems Design**

Sponsored by:

**Brazilian Computer Society, Brazilian Microelectronics Society,
ACM SIGDA, and IEEE CAS**

Technical Co-Sponsor:

IFIP

Organized by:

USP, UNICAMP, and Centro Universitario da FEI

Table of Contents

SBCCI 2010 Organization	ix
SBCCI 2010 Sponsors & Supporters	xii
Session 1: Low Power Design	
Session Chair: Ricardo Reis (<i>UFRGS, Brazil</i>)	
• Computing at the Ultimate Low-Energy Limits	1
Vojin Oklobdzija (<i>University of Texas at Dallas</i>)	
• Performance Analysis of Dynamic Threshold MOS (DTMOS) Based 4-Input Multiplexer Switch for Low Power and High Speed FPGA Design	2
Deepak Kumar, Pankaj Kumar, Manisha Pattnaik (<i>ABV- Indian Institute of Information Technology and Management</i>)	
• Reducing and Smoothing Power Consumption of ROM-Based Controller Implementations	8
Bertrand Le Gal, Aurélien Ribon, Lilian Bossuet, Dominique Dallet (<i>University of Bordeaux</i>)	
Session 2: Analog and RF Circuits	
Session Chair: Wilhelmus Noije (<i>USP, Brazil</i>)	
• A 5.4 GHZ Fully-Integrated Low-Noise Mixer	14
Stanley S. K. Ho, Carlos E. Saavedra (<i>Queen's University, Canada</i>)	
• Wideband Ring VCO for Cognitive Radio Five-Port Receiver	18
Francisco de Assis Brito Filho (<i>LSI-TEC IC Design House</i>), Fernando Rangel de Sousa (<i>Federal University of Santa Catarina</i>)	
• A High Speed, Highly Linear CMOS Fully Differential Track and Hold Circuit	23
Shaahin Haddadi Nejad, Ziaaddin Daie Kouzakanani, Jafar Sobhi, Iman Salami Fard, Kuresh Ghanbari (<i>Tabriz University</i>)	
• A Precision Autozero Amplifier for EEG Signals	28
Guillermo Costa, Alfredo Arnaud, Matias Miguez (<i>Universidad Católica del Uruguay</i>)	
Session 3: Analog and Mixed-Signal Design	
Session Chair: Fernando Rangel (<i>UFSC, Brazil</i>)	
• A -60db Thd/100mhz True Unity-Gain Voltage Buffer CMOS Circuit	33
André Luis Fortunato, Carlos Alberto dos Reis Filho (<i>UNICAMP</i>)	
• Systematic Analysis & Optimization of Analog/Mixed-Signal Circuits Balancing Accuracy and Design Time	37
Antonio Colaci, Gianluigi Boarin, Andrea Roggero, Lorenzo Civardi (<i>STMicroelectronics</i>), Carlo Roma, Andreas Ripp, Michael Pronath (<i>MunEDA GmbH</i>), Gunter Strube (<i>Blu Business Development</i>)	
• Design Methodology Using Inversion Coefficient for Low-Voltage Low-Power CMOS Voltage Reference	43
Dalton M. Colombo, Gilson I. Wirth (<i>UFRGS, Brazil</i>), Christian Fayomi (<i>UQAM, Canada</i>)	
• SwitchCraft — A Framework for Transistor Network Design	49
Vinicius Callegaro, Felipe de Souza Marques, Carlos Eduardo Klock (<i>UFRGS, Brazil</i>), Leomar S. da Rosa Jr (<i>UFPel, Brazil</i>), Renato P. Ribas, André I. Reis (<i>UFRGS, Brazil</i>)	
Session 4: Testing	
Session Chair: Alex Orailoglu (<i>University of California, San Diego</i>)	
• Design for Reality: Knowledge Discovery in Design and Test Data	54
Magdy Abadir (<i>Freescale Semiconductor, USA</i>)	

• Low-Power Test in Compression-Based Reconfigurable Scan Architectures	55
Sobeh Almukhaizim, Mohammad Mohammad (<i>Kuwait University</i>), Mohammad Khajah (<i>Kuwait Institute for Scientific Research</i>)	
• Generating Power-Hungry Test Programs for Power-Aware Validation of Pipelined Processors	61
Andrea Calimera, Enrico Macii, Danilo Rovetto, Ernesto Sanchez, Matteo Sonza Reorda (<i>Poli-tecnico di Torino</i>)	

Session 5: Multiprocessor SoCs

Session Chair: Edna Barros (*UFPE, Brazil*)

• Adaptive Multi-Threading for Dynamic Workloads in Embedded Multiprocessors	67
Chenjie Yu, Peter Petrov (<i>University of Maryland</i>)	
• Evaluating the Impact of Task Migration in Multi-Processor Systems-on-Chip	73
Gabriel Marchesan Almeida, Sameer Varyani, Rémi Busseuil, Gilles Sassatelli, Pascal Benoit, Lionel Torres (<i>Laboratory of Informatics, Robotics and Microelectronics of Montpellier</i>), Everton Alceu Carara, Fernando Gehm Moraes (<i>Pontifical Catholic University of Rio Grande do Sul</i>)	
• Exploring Memory Organization in Virtual MP-SoC Platforms	79
Bruno C. Oliveira, Márcio E. Kreutz, Edgard de F. Corrêa (<i>Universidade Federal do Rio Grande do Norte</i>), Ivan S. Silva (<i>Universidade Federal do Piauí</i>)	

Session 6: NoC Design and Evaluation

Session Chair: Altamiro Susin (*UFRGS, Brazil*)

• Evaluation of a Hardware Transactional Memory Model in an NoC-Based Embedded MPSoC	85
Leonardo Kunz, Gustavo Girão, Flávio R. Wagner (<i>Federal University of Rio Grande do Sul</i>)	
• Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip	91
Leonel P. Tedesco, Thiago Rosa (<i>FACIN-PUCRS, Brasil</i>), Fabien Clermidy (<i>CEA-LETI-MINATEC</i>), Ney Calazans, Fernando G. Moraes (<i>FACIN-PUCRS, Brasil</i>)	
• The LRD Traffic Impact on the NoC-Based SoCs	97
Johanna Sepúlveda, Marius Strum, Wang Jiang Chau (<i>University of São Paulo</i>), Ricardo Pires (<i>Federal Institute of Education, Science and Technology of São Paulo (IFSP)</i>)	

Session 7: Digital Design

Session Chair: Flávio Wagner (*UFRGS, Brazil*)

• Zero Logic Overhead Integration of Partially Reconfigurable Modules	103
Dirk Koch, Christian Beckhoff, Jim Torresen (<i>University of Oslo</i>)	
• On Evaluating the Signal Reliability of Self-Checking Arithmetic Circuits	109
Denis T. Franco (<i>Federal University of Rio Grande</i>), Mai C. Vasconcelos, Lirida A. de B. Naviner, Jean-François Naviner (<i>Télécom ParisTech</i>)	
• A GALS Pipeline DES Architecture to Increase Robustness Against DPA and DEMA Attacks	115
Rafael I. Soares, Ney L. V. Calazans (<i>Pontifícia Universidade Católica do Rio Grande do Sul</i>), Victor Lomné, Amine Dehbaoui, Philippe Maurine, Lionel Torres (<i>Université Montpellier 2</i>)	
• An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware	121
Daniel G. Mesquita (<i>Universidade Federal de Uberlândia</i>), Guilherme Perin (<i>Universidade Federal de Santa Maria</i>), Fernando Luis Hermann (<i>Santa Maria Design House</i>), João Baptista Martins (<i>Universidade Federal de Santa Maria</i>)	

Session 8: Design Reliability Issues

Session Chair: Guido Araujo (*UNICAMP, Brazil*)

- **Designing Working Systems with Imperfect Chips.....** 127
Fadi J. Kurdahi (*University of California, Irvine*)
- **Modeling the Impact of RTS on the Reliability of Ring Oscillators** 128
Maurício Banaszek da Silva, Gilson Wirth (*Universidade Federal do Rio Grande do Sul*)
- **Evaluating the Effectiveness of a Mixed-Signal TMR Scheme Based on Design Diversity** 134
Gabriel de M. Borges, Luiz F. Gonçalves, Tiago R. Balen,
Marcelo S. Lubaszewski (*Universidade Federal do Rio Grande do Sul*)
- **A Methodology to Improve Yield in Analog Circuits by Using Geometric Programming.....** 140
Jorge Johann Sáenz (*University of São Paulo*), Elkim Roa (*Purdue University & Universidad Industrial de Santander*),
Armando Ayala Pabón (*Integrated Systems Laboratory of Technology, São Paulo*),
Wilhelmus Van Noije (*University of São Paulo*)

Session 9: Compressed Video Architectures

Session Chair: Elmar Melcher (*UFCG, Brazil*)

- **An MPEG-2 Transport Stream Demultiplexer IP Core Compliant with SBTVD.....** 146
Leonardo Medeiros, Antonio Carlos Cavalcanti (*Universidade Federal da Paraíba*)
- **A High Performance Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Refinement** 151
Marcel M. Corrêa, Mateus T. Schoenknecht, Luciano V. Agostini (*Federal University of Pelotas*)
- **Performance Enhancement of H.264/AVC Intra Frame Prediction Hardware Using Efficient 4-2 and 5-2 Adder-Compressors.....** 157
Cláudio M. Diniz (*Universidade Federal do Rio Grande do Sul*),
João Altermann, Eduardo Costa (*Universidade Católica de Pelotas*),
Sergio Bampi (*Universidade Federal do Rio Grande do Sul*)
- **A Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension.....** 163
Thaís Silva, Luís A. Cruz (*University of Coimbra*), Luciano V. Agostini (*Federal University of Pelotas*)

Session 10: Image, Video and Signal Processing

Session Chair: Antônio Cavalcanti (*UFPB, Brazil*)

- **A 720p H.264/AVC Decoder ASIC Implementation for Digital Television Set-top Boxes.....** 168
Alexandro C. Bonatto, André B. Soares, Adriano Renner, Altamiro A. Susin,
Leandro Max Silva, Sergio Bampi (*Federal University of Rio Grande do Sul*)
- **A Low Complexity Image Compression Solution for Onboard Space Applications** 174
Antonio Lopes F. (*National Institute for Space Research*), Roberto d'Amore (*Instituto Tecnológico de Aeronáutica*)
- **Ordering and Partitioning of Coefficients Based on Heuristic Algorithms for Low Power FIR Filter Realization** 180
Angelo G. da Luz, Eduardo A.C da Costa (*Catholic University of Pelotas*),
Marilton S. de Aguiar (*Federal University of Pelotas*)
- **Variable Block Size Motion Estimation Architecture with a Fast Bottom-Up Decision Mode and an Integrated Motion Compensation Targeting the H.264/AVC Video Coding Standard.....** 186
Robson S. S. Domelles, Felipe M. Sampaio, Luciano V. Agostini (*Federal University of Pelotas*)

Session 11: Algorithmic Advances in CAD

Session Chair: Wang Jiang Chau (*USP, Brazil*)

• Improvements on the Detection of False Paths by Using Unateness and Satisfiability	192
Felipe S. Marques, Osvaldo Martinello Jr., Renato P. Ribas, André I. Reis (<i>Instituto de Informática - UFRGS</i>)	
• A Modular CNF-Based SAT Solver	198
Bernardo C. Vieira (<i>Universidade Federal de Minas Gerais</i>), Fabricio V. Andrade (<i>Centro Federal de Educação Tecnológica de Minas Gerais</i>), Antônio O. Fernandes (<i>Universidade Federal de Minas Gerais</i>)	
• CentroidM: A Centroid-Based Localization Algorithm for Mobile Sensor Networks	204
Leonardo L. de Oliveira, João Baptista Martins (<i>UFSMPPGG/PPGI</i>), Gustavo Dessbesell (<i>Santa Maria Design House, Brazil</i>), José Monteiro (<i>IST/INESC-ID, Portugal</i>)	
• Implementation Comparisons of the QR Decomposition for MIMO Detection	210
Gabriel L. Nazar (<i>Universidade Federal do Rio Grande do Sul and Technische Universität Kaiserslautern</i>), Christina Gimmler, Norbert Wehn (<i>Technische Universität Kaiserslautern</i>)	
Author Index	215